B: Amendments to The Claims:
Amend the claims to read as follows:

1   Claim 1. (Currently Amended) A multiprocessor computer
2   system, comprising:
3   a plurality of processing nodes and a plurality of
4   dynamic cache coherency regions using caches associated with
5   said processing nodes, and having a supervisor software and
6   cache controller logic in said processing nodes
7   controlling software-initiated movement of software
8   processes between said plurality of cache coherency regions
9   to delay any need for purging by changing coherency mode
10   bits without immediately requiring a selective purging of
11   cache contents in one or more of said processing nodes that
12   are part of a chache coherency region being changed and when
13   moving a software process between two distinct sets of
14   processing nodes a cache line cannot be marked as shared in
15   two separate coherency regions, and when said supervisor
16   software program is moving a coherency region from one
17   distinct set of old processing nodes to another distinct set
18   of new processing nodes it is ~~effectively~~ leaving behind old
19   cache entries for the coherency region on ~~the~~ old nodes and
20   ensures that these old cache entries will be seen by
21   incoming storage requests originating from ~~the~~ new
22   processing nodes and that cache entries for ~~the same~~ main
23   storage addresses ~~will not be established~~ in the new
24   processing nodes will not be established the old entries are
25   invalidated.

1   Claim 2. (Currently Amended) The multiprocessor computer
2   system according to claim 1, including supervisor software
3   which enables said cache controller logic in a processing
4   node associated with a processor making a storage request to

5 be sure upon an incoming storage request of a processor for
6 a storage address that no copy of the requested storage
7 address exists outside that processor's current coherency
8 region, as specified by the setting of mode bits for a
9 current coherency region mode, whenever a cache entry for a
10 requested storage address is found to exist on any cache in
11 any of said plurality of said processing nodes ~~that contains~~
12 ~~the processor that initiated said incoming storage request~~
13 outside that processor's current coherency region.

1 Claim 3. (Currently Amended) The multiprocessor computer
2 system according to claim 2, wherein said supervisor
3 software creates a unique Coherency Region ID for each
4 process in said multiprocessor computer system that has its
5 own coherency region.

1 Claim 4. (Currently Amended) The multiprocessor computer
2 system according to claim ~~2~~ 3, wherein supervisor software
3 creates a table in said multiprocessor computer system for
4 each processing node in the system which has an entry for
5 every Coherency Region ID of a process that is currently
6 allowed to be dispatched on ~~said~~ a processing node on which
7 a process is running.

1 Claim 5. (Currently Amended) The multiprocessor computer
2 system according to claim 2, wherein said supervisor
3 software creates a unique Coherency Region ID for each
4 process of a multiprocessor system that has its own
5 coherency region and one or more coherency mode bits for
6 each processor node in the multiprocessor computer system,
7 and said coherency mode bits and coherency region ID
8 associated with a processor are sent together with each
9 storage transaction that is initiated by that processor when

10   the transaction is transmitted for communication to another
11   processor of said multiprocessor computer system.

1   Claim 6. (Currently Amended) The multiprocessor computer
2   system according to claim 2, wherein said supervisor
3   software creates a unique Coherency Region ID for each
4   process of a multiprocessor system that has its own
5   coherency region and one or more coherency mode bits for
6   each processor node in the multiprocessor system to identify
7   a coherency region to a node controller for a processing
8   node by said Unique Coherency Region ID.

1   Claim 7. (Currently Amended) The multiprocessor computer
2   system according to claim 2, wherein said supervisor
3   software creates a unique Coherency Region ID for each
4   process of a multiprocessor system that has its own
5   coherency region and one or more coherency mode bits for
6   each processor node in the multiprocessor computer system,
7   and wherein said mode bits associated with each transaction
8   are used to determine which caches must participate in any
9   storage transactions that they receive from any of the
10   processors of said multiprocessor computer system.

1   Claim 8. (Currently Amended) The multiprocessor computer
2   system according to claim 2, wherein said supervisor
3   software creates a unique Coherency Region ID for each
4   process of a multiprocessor system that has its own
5   coherency region and one or more coherency mode bits for
6   each processor node in the multiprocessor computer system
7   and enables multiple cache coherency regions to operate
8   without the use of cache purges during some operations which
9   move software processes between coherency regions.

1   Claim 9. (Currently Amended) The multiprocessor computer
2   system according to claim 8, wherein said supervisor
3   software moves a software process out of one <u>first</u> coherency
4   region that is no longer going to be used by said software
5   process and into another coherency region that has been
6   created to cover the same address space as the <u>one</u> first
7   <u>coherency region</u> but which will include a new set of
8   processing nodes.

1   Claim 10. (Original) The multiprocessor computer system
2   according to claim 2, wherein said supervisor software
3   creates a unique Coherency Region ID for each process that
4   has its own coherency region and moves a software process
5   from one coherency region encompassing one set of processing
6   nodes to another coherency region encompassing another set
7   of processing nodes without requiring cache purges of caches
8   in any of the processing nodes.

1   Claim 11. (Currently Amended) The multiprocessor computer
2   system according to claim 10, wherein ~~if~~ <u>moving a software</u>
3   <u>process to</u> said another coherency region <u>which</u> contains
4   fewer hardware processing nodes than the original coherency
5   region <u>reduces the effective</u> ~~, the~~ size of the coherency
6   region for said processing nodes ~~has been effectively been~~
7   ~~reduced~~.

1   Claim 12. (Currently Amended) The multiprocessor computer
2   system according to claim 1, wherein said multiprocessor
3   computer system having a plurality of said processing nodes
4   uses ~~a table of~~ active coherency region information<u>,</u> which
5   <u>active coherency region information</u> is associated with each
     processing node to determine when to alter the processing
6   nodes' cache state transitions.

7

Claim 13. (Currently Amended) The multiprocessor computer
system according to claim 12, wherein a supervisor software
initializes ~~said tables~~ a table having active coherency
region information associated with each processing node and
an entry in said table is made for each coherency region
that the supervisor software intends to use on ~~that~~ an
associated processing node .

7

Claim 14. (Original) The multiprocessor computer system
according to claim 1, wherein a supervisor software assigns
a unique coherency region ID for each coherency region which
the supervisor can associate with all software processes
that access storage addresses that are encompassed by the
coherency region.

6

Claim 15. (Original) The multiprocessor computer system
according to claim 1, wherein processing nodes are able to
identify incoming storage requests which target lines that
are no longer part of the address space of any software
process that is currently enabled by the supervisor software
to be dispatched on the node.

6

Claim 16. (Original) The multiprocessor computer system
according to claim 1, wherein processing nodes are able to
identify incoming storage requests which target lines that
are no longer part of the address space of any software
process that is currently enabled by the supervisor software
to be dispatched on the node to thereby identify cache lines
that are no longer actively used by any software processes
on that processing node and to change the cache entries for
that processing node to invalid in response to a storage
request from outside the coherency region.

10

Claim 17. (Original) The multiprocessor computer system
1   according to claim 1, wherein processing nodes are able to
2   identify incoming storage requests which target lines that
3   are no longer part of the address space of any software
4   process that is currently enabled to the supervisor software
5   to be dispatched on the node and allows all of the caches in
6   said multiprocessor computer system to continue processing
7   coherency transactions while the coherency boundaries for a
8   software process are effectively changed.
9

Claim 18. (Original) The multiprocessor computer system
1   according to claim 1, wherein processing nodes are able to
2   identify incoming storage requests which target lines that
3   are no longer part of the address space of any software
3   process that is currently enabled by the supervisor software
4   to be dispatched on the node such that cache lines belonging
5   to a software process that is no longer actively being
6   dispatched on a given processing node are identified and
7   invalidated thereby enabling their reuse.
8

Claim 19. (Original) The multiprocessor computer system
1   according to claim 1, wherein a supervisor software uses
2   processor state information to determine which caches in the
3   multiprocessor computer system are required to examine a
4   coherency transaction produced by a single originating
5   processor's incoming storage request.
6

Claim 20. (Previously Amended) The multiprocessor computer
1   system according to claim 19, wherein a processing node of
2   the multiprocessor computer system has dynamic coherency
3   boundaries such that the multiprocessor computer system uses
4   only a subset of the total processors in a system for a

5 single workload at any specific point in time and can
6 optimize the cache coherency as the supervisor software
7 expands and contracts the number of processors which are
8 being used to run any single workload.
9

Claim 21. (Original) The multiprocessor computer system
1 according to claim 20, wherein multiple instances of
2 processing nodes can be connected with a second level
3 controller to create a large multiprocessor system.
4

Claim 22. (Currently Amended) The multiprocessor computer
1 system according to claim 21, wherein said supervisor
2 software creates a unique Coherency Region ID for each
3 process of a multiprocessor system that has its own
4 coherency region and one or more coherency mode bits for
5 each processor node in the multiprocessor computer system
6 and enables multiple cache coherency regions to operate
7 without the use of cache purges during some operations which
8 move software processes between coherency regions and a node
9 controller uses said mode bits to determine which processors
10 must receive any given transaction that is received by the
11 node controller.
12

Claim 23. (Original) The multiprocessor computer system
1 according to claim 22, wherein a second level controller
2 uses the mode bits to determine which processing nodes must
3 receive any given transaction that is received by the second
4 level controller.
5

Claim 24. (Currently Amended) The multiprocessor computer
1 system according to claim 21, wherein said supervision
2 supervisor software uses logical partitions which are mapped
3 to allowable physical processors and a distinct cache

4   coherency region can be defined for each partition using a

5   hypervisor.

6

Claim 25. (Currently Amended) The multiprocessor computer

1   system according to claim 2 22, wherein said coherency

2   region ID is used to perform the function of a cache

3   coherency mode and a node controller determines which

4   physical processing nodes are associated with specific

5   coherency region Ids.

6

Claim 26. (Original) The multiprocessor computer system

1   according to claim 3, wherein any incoming storage request

2   which misses all of the caches in an originator's coherency

3   region is then sent on to all processing nodes in the entire

4   system, regardless of the setting of said mode bits.

5

Claim 27. (Currently Amended) The multiprocessor computer

1   system according to claim 3, wherein any incoming storage

2   ~~request which~~ requests which hit in an originator's

3   coherency region but which do not have a correct cache state

4   do not need to be sent outside the coherency region.

5

Claim 28. (Previously Amended) A method for use in a

1   multiprocessor computer system, comprising the steps of:

2   moving software processes between a plurality of

3   cache coherency regions for caches associated with a

4   plurality of processing nodes of said multiprocessor

5   computer system without requiring a selective purging of

6   cache contents in one or more of said processing nodes,

7   after supervisor software creates a unique Coherency Region

8   ID for each process that has its own coherency region, and

9   said supervisor software creates a table ~~for each~~

10   ~~processing node~~ in the multiprocessor computer system <u>for</u>

11 each processing node which table has an entry for every
12 Coherency Region ID that is currently allowed to be
13 dispatched on said processing node.
14

Claim 29. (Currently Amended) The method for the
1 multiprocessor computer system according to claim 28,
2 wherein said a unique Coherency Region ID for each process
3 and coherency mode bits and coherency region ID associated
4 with a processor node initiating a storage request are sent
5 together with each storage transaction that is initiated by
6 that processor node initiating a storage request with a
7 requested storage address when the transaction is
8 transmitted for communication to another processor of said
9 multiprocessor computer system.
10

Claim 30. (Currently Amended) The method for the
1 multiprocessor computer system according to claim 28,
2 including a step of enabling with supervisor software the
3 multiprocessor computer system's cache controller logic in a
4 processing node to respond to current coherency region mode
5 bit settings be sure that, upon receipt at said processing
6 node that of an incoming storage request for a storage
7 address, when no copy of the requested storage address
8 exists outside said a processing node's current coherency
9 region, as specified by a current coherency region mode bit
10 settings, whenever a cache entry for a requested storage
11 address is found to exist on any cache in any of said
12 multiprocessor computer system's processing nodes that
13 contains a processor that initiated said incoming storage
14 request.
15

Claim 27 31. (RENUMBERED AND CANCELED)
1